Top Job | 11/05/2024 | Fulltime | Oxford KnightIn the full ASIC or FPGA design lifecycle, including hardware architecture, RTL coding, simulation, verification, system integration, and testing. - Experience working in Verilog, System Verilog, and either Python or C+. - Strong working knowledge of FPGA design flow or physical design. - Ability to work
Save for later