Top Job | 11/05/2024 | Fulltime | Oxford KnightWork closely with cross-functional teams, including Quantitative Research, Engineering, and Traders. Skill Set Requirements - Minimum 2 years experience in the full ASIC or FPGA design life cycle, including hardware architecture, RTL coding, simulation, verification, system integration, and testing
Save for later