22/03/2024 | Fulltime | | Switzerland | CV-LibraryA Bachelors or Masters Degree in an Electronics related discipline. - Proven experience working within the Semiconductor industry. - Competence in Digital Design Verification using UVM or similar. - Experience with SystemVerilog Assertions. - Good knowledge of simulation tools (Cadence ideal). - A track
Save for laterRegister your CV