Top Job | 23/04/2024 | Fulltime | Farnborough | HaysAnd Test Chips, integrating custom designs and 3rd party IP (Hard, Soft, IO, CPUs, DSPs, etc) - Full block level timing closure and manufacturing checks signoff including power planning and analysis - Working alongside the Logic Design RTL team to develop timing constraints for implementation at block
Save for later